中国电子技术网
设为齐乐娱乐老虎机官网 网站地图 加入收藏
 
  1. MCU|FPGA|嵌入式|模拟设计|RF|电源管理|传感器|测试测量|LED|DSP|存储器|AC/DC转换器|DC/DC转换器|放大器|铁电存储|
  1. 智能教育|无人机|VR|智能照明|智能医疗|5G技术|智能汽车|智能可穿戴|齐乐娱乐老虎机官网|自动化与马达控制|人工智能|智能能源|智能电源
  1. 齐乐娱乐老虎机官网 >  解决方案 >  [齐乐娱乐老虎机官网] ST ST8500全可编PLC调制解调器片上系统(SoC)开发方案

[齐乐娱乐老虎机官网] ST ST8500全可编PLC调制解调器片上系统(SoC)开发方案

关键词:动力线通信(PLC) 物联网(IoT) 智能电网 ST8500 时间:2018-11-28 10:18:59       作者:ST       来源:齐乐娱乐老虎机官网

ST公司的ST8500是全可编动力线通信(PLC)调制解调器片上系统(SoC),采用标准ARM® 32-bit Cortex®-M4F全可编程核,可以运行任何的PLC协议如ITU G.9904(PRIME),ITU G.9903 (G3-PLC®),目标CENELEC EN50065, FCC和ARIB兼容的应用,集成了差分PLC模拟前端,包括具有自动增益控制和PGA和ADC,带发送预驱动器的DAC,数字发送电平控制,零交叉比较器和高达500kHz PLC信号带宽,最高工作频率高达200MHz,工作温度-40℃到+105℃,主要用在智能计量,智能电网和物联网(IoT),以及和CENELEC, FCC 与 ARIB兼容的应用设计.本文介绍了ST8500主要特性,框图和详细架构图以及评估板EVALKITST8500-1主要特性,框图,电路图,材料清单和PCB设计图.

The ST8500 is a fully programmable power line communication (PLC) modem System on Chip (SoC), able to run any PLC protocol in the frequency band up to 500 kHz.

The device architecture has been designed to target CENELEC EN50065, FCC and ARIB compliant applications supporting all major PLC protocol standards such as ITU G.9904(PRIME), ITU G.9903 (G3-PLC®) and many other possible PLC protocol specifications andevolutions.

ST8500主要特性:

 Programmable power line communication(PLC) modem System on Chip
 Integrated differential PLC analog front-end
– PGA with automatic gain control and ADC
– DAC with transmission pre-driver
– Digital transmission level control
– Zero crossing comparator
– Up to 500 kHz PLC signal bandwidth
 High performance, fully programmable realtimeengine dedicated to PLC PHY and real -time MAC protocol management (400 MHzmax. frequency)
– Dedicated code and data SRAM memories
 Standard ARM® 32-bit Cortex®-M4F fullyprogrammable core for protocol upper layers and peripherals management
– 200 MHz maximum frequency
– 256 kB of embedded SRAM for code anddata
– 96 kB of embedded SRAM for data
– 8 kB of embedded shared RAM
– Bootloader ROM memory
– One Time Programmable (OTP) memorywith dedicated areas available for secure keys and user information storage
– Serial wire and JTAG interfaces
– 24 multiplexed GPIOs
– 4 general purpose timers
– 1 flexible CRC calculation unit
– 2 USART, 1 UART, 3 SPI, 1 I2C
 Cryptographic engine
– AES 128/192/256 engine
– True random number generator
– Pseudo random number generator
 Clock management:
– 25 MHz external crystal for system clock
– Integrated 25 MHz oscillator (XOSC) withfrequency synthesizer (FS) and pre-scalerunits to generate internal clock signals
 Power management
– 3.3 V external supply voltage for I/O andanalog
– 2.5 V internal linear regulator for analog
– 1.1 V external supply voltage for digital
– Normal, Slow, Doze and low power modes
 Available in QFN56 package
 -40℃ to +105℃ temperature range

ST8500应用:

 Smart metering, smart grid and Internet ofThings applications
 Suitable for application design compliant withCENELEC, FCC and ARIB regulations

图1.ST8500基本框图

The ST8500 architecture is composed of the following parts:

1. PLC front-end including digital front-end (DFE) and analog front-end (AFE)
2. Real-time engine: the digital core running the lower layers of the PLC protocol stack and implementing modulation, demodulation and advanced forward error corrections(FEC) algorithms
3. Protocol engine: the digital core running the upper layers of the PLC protocol stack and managing the interface with external microcontrollers.
4. Peripherals, crypto, debug section
5. Clock and reset section
6. Power management section

图1.ST8500详细架构图

评估板EVALKITST8500-1

The EVALKITST8500-1 is a platform which allows an easy way to evaluate the features andperformance of a power line communication (PLC) node based on the ST8500 modemsystem-on-chip and the STLD1 line driver.

This user manual explains the EVALKITST8500-1 hardware and software installation, and details the evaluation of the kits.

This user manual does not explain the functionalities of the various PLC protocols running on the ST8500. Detailed information can be found in the protocol specific documentation,available within the software packages, separately delivered under the Software license agreement by contacting your local ST sales office.

图2.评估板EVALKITST8500-1-ST8500外形图

The box delivery contains

 EVALKITST8500-1 platform, based on 3 hardware boards
– One ST8500 module (including the STLD1 line driver as a companion chip),supporting full PLC system based on ST8500 and STLD1
– One STM32 mother board, supporting host device and interfaces
– STEVAL-ISA175V1, wide-range input voltage, 9.4 W power supply board basedon VIPER26HD
 USB cable to the evaluation kit to PC
 AC power cord to connect the evaluation kit to AC mains supply

图3.评估板EVALKITST8500-1框图

图4.STM32控制板外形图

图5.STM32控制板概述图

图6.ST8500模块概述图

图7.STEVAL-ISA175V1外形图

图8.STEVAL-ISA175V1电路图(1)

图9.STEVAL-ISA175V1电路图(2)

图10.STEVAL-ISA175V1电路图(3)

图11.STEVAL-ISA175V1电路图(4)

图12.STEVAL-ISA175V1电路图(5)
STEVAL-ISA175V1材料清单:









图13.STEVAL-ISA175V1 PCB设计图(1)

图14.STEVAL-ISA175V1 PCB设计图(2)

图15.STEVAL-ISA175V1 PCB设计图(3)

图16.STEVAL-ISA175V1 PCB设计图(4)
详情请见:
https://www.st.com/content/st_com/en/products/interfaces-and-transceivers/power-line-transceivers/st8500.html?icmp=tt5812_gl_prom_oct2017
https://www.st.com/content/ccc/resource/technical/document/user_manual/group0/
3a/dc/89/3e/4d/6d/46/d1/DM00467734/files/DM00467734.pdf/jcr:content/translations/en.DM00467734.pdf

st8500.pdf
en.DM00467734.pdf

  1. 分享到:
 
猜你喜欢
  1. 验证码: 点击换一张
  2. 注册|忘记密码?
齐乐娱乐老虎机官网 中国电子行业研发工程师一站式服务平台 关于齐乐娱乐老虎机官网| 广告招商| 联系我们| 招聘信息| 友情链接| 齐乐娱乐老虎机官网导航| 手机齐乐娱乐老虎机官网 |   齐乐娱乐老虎机官网官方微博 Copyright © 2000- 齐乐娱乐老虎机官网 版权所有      粤ICP备17063136号-2      增值电信业务经营许可证粤B2-20050142      公安机关备案号44030402002188 Tel: 010-62985649, 0755-33322333     Fax: 0755-33322099
齐乐娱乐老虎机